High-field stressing during the write/erase cycles in non-volatile semiconductor memories (NVSMs), such as EEPROMs and Flash devices, can lead to an increase in the stress-induced leakage current (SILC) [,2J. The SILC increases with decreasing oxiiie thickness [2] , and thus imposes a potential scaling limitaiion for tunnel oxide applications in NVSMs. The SILC has been shown to result frgm trqp-assisted tunneling I2-4].DiMaria has previously studied the effect of positive-gate-voltage Fowler-Nordheim (FN) tunneling stress on 4 to l0 nm thick oxides and concluded that lateral non-uniform (LNU) hole-trapping effects were not observed [5]. In our previous investigation on trap generation in 8 
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